Introduction
The advantages of InP-based double heterostructure bipolar transistors (DHBTs) with a GaAsSb base, which provide a so-called type II band structure in base/collector junctions, are well recognized. [1] Because of the type II band structure, the wide-bandgap material of InP can be utilized in the whole collector region without a current blocking effect, and high-speed operation by reducing the collector thickness W C and increasing collector current density J C and high breakdown voltage are achieved at the same time. However, electron injection from an InAlAs or an InP emitter to a GaAsSb base has not been investigated in detail.
In this paper, DC and RF characteristics of InAlAs/ GaAsSb/InP, InP/GaAsSb/InP, and InP/InGaAs/InP DHBTs are compared to analyze the electron injection. It is found that apparent ideality factor n app of InAlAs/ GaAsSb/InP and InP/GaAsSb/InP DHBT is very close to 1 over a wide range of J C , including the high-speed operation region of >1 mA/µm 2 . This contrasts with the case of conventional type I InP/InGaAs (D)HBT, which has an n app of around 1.5 in the high-J C region. Moreover, the n app value of InP/GaAsSb/InP DHBT is smaller than that of InAlAs/GaAsSb/InP DHBT, and is smaller than 1 in the high-J C region. The difference in n app among the DHBTs is due to the conduction band discontinuity ∆E C at the emitter/base (E/B) junction. The main origin of the lower turn-on voltage of GaAsSb base DHBTs compared to the conventional InP/InGaAs (D)HBTs can be regarded as being not the difference in band gap energy E G between GaAsSb and InGaAs, but the difference in n app arising from the E/B junction structure.
Experiments and Analysis Method
We used 3-inch diameter InAlAs/GaAsSb/InP, InP/GaAsSb/InP, and InP/InGaAs/InP DHBT wafers. Hereinafter they are referred as wafers A, B, and C, respectively. Wafers A and B were grown by metalorganic vapor phase epitaxy (MOVPE) and wafer C was grown by molecular beam epitaxy (MBE). The E/B structures of the wafers are described in Table I .
We fabricated large-and small-area DHBTs on the wafers. The former ones have an emitter size S E of 100×100 µm 2 .
The S E values of the later are 1.1×5.5, 1.2×5.2, and 0.85×5 µm 2 on wafers A, B, and C, respectively.
For all types of the DHBTs, the dependencies of collector current I C on base-emitter voltage V BE were measured at V BE steps of 10 mV. Apparent ideality factor n C app was calculated for each V BE point by (q/kT)/m, where q, k, and T have conventional meanings, and m is the slope of the lnI C -V BE curve obtained by the least square method using each of 11 data sets which included the V BE point as a center. For small-S E DHBTs, scattering (s-) parameters were measured at various points of I C . The s-parameters at each I C point were converted into impedance (z-) parameters, and average value of Re{z 12 } in the low frequency region was taken as effective total emitter resistance R Etot eff , which includes series resistances and differential resistances proportional to I C -1 and determines low-frequency s 21 gain. At each I C point, the apparent ideality factor n Cd app was calculated by (q/kT)/m d , where m d is the slope of the R Etot eff -I C -1 curve obtained by the least square method, using each 21 data sets including the I C point as a center. As indicated in our previous paper [2] , this calculation method makes it possible to calculate the apparent ideality factor in the high J C region, which cannot be obtained from the DC characteristics. Figure 1 shows the logJ C -V BE curves for large-and small-S E DHBTs on wafers A, B, and C. It is obvious that the slopes of wafer C are less steep than the slopes of wafers A and B. Although there is a small difference in the high-J C region between wafers A and B, it is difficult to make a quantitative comparison between the two. Figure  2 shows plots of R Etot eff × S E as a function of J C -1 . We can notice considerable differences among the wafers. The most likely origin of differences in n C app and n Cd app among the wafers is the differences of ∆E C at the E/B junction. Although the definite unique values of ∆E C for InAlAs/GaAsSb, InP/GaAsSb, and InP/InGaAs junctions are not recognized, it is widely accepted that ∆E C for InAlAs/GaAsSb ≈ -∆E C for InP/GaAsSb < ∆E C for InP/InGaAs. Here, ∆E C is defined so as to be negative for the type II structure. Schematic band diagrams of the DHBTs on wafers A, B, and C on this assumption are shown in Fig. 4 . Large ∆E C gives rise to J C -(or V BE -) dependent emitter resistance which decreases with J C , thus n C app and n Cd app increase with J C . The reason for n Cd app < 1 of wafer B might be the band bending near n + -and n-InP interface due to ∆E C < 0. The main origin of lower turnon voltage of GaAsSb base DHBTs compared to the conventional InP/InGaAs (D)HBTs can be regarded as being small n app arising from small or negative ∆E C .
Results and Discussion

Conclusions
Electron injection from InAlAs or InP emitter to GaAsSb base was analyzed from DC and RF characteristics. It was found that small or negative ∆E C at the InAlAs/ GaAsSb and InP/GaAsSb junction gives rise to an n app close to 1 over a wide range of J C , and thus a low turn-on voltage. 
